

## **Green Flash: Application Driven System Design for Power Efficient HPC**

#### *John Shalf*

#### *David Donofrio, Leonid Oliker, Michael Wehner*

*And many other CRD and NERSC staff*

*Salishan, April 2009*

**BERKELEY NATIONAL LAROR** 

### **Summary**



- **We propose a new approach to scientific computing that enables transformational changes for science**
	- –**Choose the science target first** *(climate in this case)*
	- –**Design systems for applications** *(rather than the reverse)*
	- –**Design hardware, software, scientific algorithms together using hardware emulation (***RAMP***) and** *auto-tuning*
	- –**This is the right way to design efficient HPC systems!**

#### **Apply approach to broad range of Exascale-class scientific applications**

## **Global Cloud System Resolving Models are a Transformational Change**



1km Cloud system resolving models

25km Upper limit of climate models with cloud parameterizations

200km Typical resolution of IPCC AR4 models

 $\frac{1}{2}$ 



fvCAM

**Must maintain 1000x faster than real time for practical climate simulation**

- **~2 million horizontal subdomains**
- **100 Terabytes of Memory** –**5MB memory per subdomain**
- **~20 million total subdomains**  –**20 PF sustained (200PF peak)** –**Nearest-neighbor communication**
- *New discretization for climate model* –*CSU Icosahedral Code*



## **Low-Power Design Principles**





- **Cubic power improvement with lower clock rate due to V2F**
- **Slower clock rates enable use of simpler cores**
- **Simpler cores use less area (lower leakage) and reduce cost**

• **Tailor design to application to REDUCE WASTE**

**This is how iPhones and MP3 players are designed to maximize battery life and minimize cost**

BERKELEY NATIONAL LABO

## **Low-Power Design Principles**



- **Power5 (server)** 
	- **120W@1900MHz**
	- **Baseline**
- **Intel Core2 sc (laptop) :**
	- **15W@1000MHz**
	- *4x more FLOPs/watt than baseline*

וווווו

**BERKELEY** 

- **Intel Atom (handhelds)**
	- **0.625W@800MHz**
	- **80x more**
	- **Tensilica XTensa (Moto Razor) :** 
		- **0.09W@600MHz**
		- **400x more** *(80x-120x sustained)*

#### **Embedded Design Automation** *(Example from Existing Tensilica Design Flow)*





#### LAWRENCE BERKELEY NATIONAL LABORATORY

– **Enables tightly coupled hardware/software/science** 

– **Simulate hardware** *before* **it is built!**

- 
- 

#### **Advanced Hardware Simulation (RAMP)** *Enabling Hardware/Software/Science Co-Design*

• **Research Accelerator for Multi-Processors (RAMP)**

- 
- **Break slow feedback loop for system designs**
- **co-design** *(not possible using conventional approach)*









# **Auto-tuning**



- **Problem: want to compare best potential performance of diverse architectures, avoiding**
	- Non-portable code
	- Labor-intensive user optimizations for each specific architecture
- **Our Solution: Auto-tuning**
	- **Automate search across a complex optimization space**
	- **Achieve performance far beyond current compilers**
	- **achieve performance portability for diverse architectures!**



**AWRENCE BERKELEY** 

**Traditional New Architecture Hardware/Software Design**

ורררו



**Proposed New Architecture Hardware/Software Co-Design**





#### **Climate System Design Concept** *Strawman Design Study*





## **Green Flash Strawman System Design In 2008**



**We examined three different approaches:**

- **AMD Opteron: Commodity approach, lower efficiency for scientific applications offset by cost efficiencies of mass market**
- **BlueGene: Generic embedded processor core and customize system-on-chip (SoC) services to improve power efficiency for scientific applications**
- **Tensilica XTensa: Customized embedded CPU w/SoC provides further power efficiency benefits but maintains programmability**



## **Green Flash Hardware Demo**

- **Demonstrated during SC '08**
- **Proof of concept** 
	- –**CSU atmospheric model ported to Tensilica Architecture**
	- –**Single Tensilica processor running atmospheric model at 50MHz**
- **Emulation performance advantage**
	- –**Processor running at 50MHz vs. Functional model at 100 kHz**
	- –**500x Speedup**
- **Actual code running not representative benchmark**









#### **What Have We Learned?**

LAWRENCE BERKELEY NATIONAL LABORATORY

# **Peel Back the Historical Growth of Instruction Sets** *(accretion of cruft)*



ווווווו

m

### **A Short List of x86 Opcodes that Science Applications Don't Need!**

<u>rrrrrrr</u>

lm



## **More Wasted Opcodes**



 $eF2aqs$ 

m

**INVLPG** 

•**We only need 80 out of the nearly 300 ASM instructions in the x86 instruction set!**

- •Still have all of the 8087 and 8088 instructions!
- •Wide SIMD Doesn't Make Sense with Small Cores
- •Neither does Cache Coherence

APPT.

**BOUND** 

**BSF** 

 $\overline{\text{BB}}$ 

**BT** 

 $BT$ 

**BTC** 

 $_{\rm src}$ 

 $BTR$ 

**BTR** 

 $BT3$ 

 $BT3$ 

 $CLL$ 

CALL

 $_{\tt CALL}$ 

CALL

 $\overline{\text{caltr}}$ 

CALLF

**CBW** 

 $CBW$ 

 $CWDE$ 

CDQE

 $CDQ$ 

 $CLC$  $CD$ **CLFLUSH** 

CL I  $CLTS$ 

cMc. CMOUB

**CMOUNAE** 

CMOS?C CMOVBE

**CMOVNA** 

**CMOVL** 

**CMOUNGE** 

CMOULE CMOVNG

**CMOVNE** 

CMOVAE

смомис

CMOVA

**CMOVNI** CMOVGE

CMOUNLE

CMOVG

CMOUNDE

**BSWAP** 

 $r/m16$ 

 $r16/32$ 

 $x16/32/64$ 

 $-16/32/64$ 

 $x16/32/64$ 

 $r/m16/22/64$ 

 $r/m16/32/64$ 

 $x/m16/32/64$ 

 $x/m16/32/64$ 

 $x/\sqrt{16/32/64}$ 

 $x/m16/32/64$ 

 $x/616/32/64$ 

 $x/m16/32/64$ 

 $rel16/32$ 

 $\frac{\pi}{m}16/32$ 

 $ptr16:16/32$ 

 $rel32$ 

 $x/m64$ 

 $m16:16$ 

 $\overline{2H}$ 

 $\overline{AH}$ 

EAX

RAY

 $EDY$ 

8m

 $\overline{\text{cm}$ o

 $x16/32$ 

 $x16/32$ r16/32

 $x16/32$ 

r16/32

r16/32. r16/32

 $x16/32$ 

r16/32

r16/32

 $x16/32$ 

 $x16/32$ 

 $x16/32$ 

r16/32  $x16/32$ 

r16/32

 $x16/32$  $x16/32$ 

 $-16$ 

 $\frac{1}{2}$ m15/32/54

 $\frac{1}{2}$ m15/32/54

 $x16/32/64$ 

 $16/32/64$ 

 $x16/32/64$ 

r16/32/64

imm<sup>8</sup>

8mmi

8mmi

imm<sup>8</sup>

 $n16/32516/32$  eFlags

- •Neither does HW Divide or Sqrt for loops
	- •Creates pipeline bubbles
	- •Better to unroll it across the loops (like IBM MASS libraries)

•Move TLB to memory interface because its still too huge (but still get precise exceptions from segmented protection on each core)

#### **Architectural Support for Pmodels** *Make hardware easier to program!* rrrrrrr



Global address space

- **Logical topology is a full crossbar**
- **Each local store mapped to global address space**
- **To initiate a DMA transfer between processors:**
	- –**Processors exchange starting addresses through TIE Queue interface**
		- **Optimized for small transfers**
	- –**When ready, copy done directly from LS to LS**
	- –**Copy will bypass cache hierarchy**

## **CMP Architecture - Physical View**

 $rac{1}{2}$ 



### **Memory: Perhaps we** *don't* **need 1 Byte/FLOP** *(Scripted Memory Movement)*



#### • **Trace analysis key to memory requirements**

- **Actually running the code gives realistic values for memory footprint, temporal reuse, DRAM bandwidth requirements**
- **Memory footprint: unique addresses accessed size of local store needed**
- **Temporal reuse: maximum number of addresses which will be reused at any time → size of cache needed**
- **DRAM bandwidth**
	- **(instruction throughput) X (memory footprint)/ (instruction count)**

**AWRENCE** 

#### **Memory footprint (KB)**



#### **Bandwidth Requirements (MB/s)** (Instructions/Cycle=1, 500 MHz)





#### **Discretization**

 128 vertical levels 20M horizontal

#### **Design Trade-offs**

 $\frac{32+39}{322+12}$  pack fewer cores in  $\frac{1}{39}$   $\frac{41}{127}$  $\frac{129}{126}$  $\frac{138}{137}$  Socket to minimize memory bandwidth

**Hardware Support for PGAS**

• maximize cores in socket to minimize surface-tovolume ratio





## **Silicon Photonics for Energy-Efficient Communication**



- **Silicon photonics enables optics to be integrated with conventional CMOS**
- **Enables up to 27x improvement in communication energy efficiency!**

**AWRENCE** 

BFRK



וווווו



**Need building blocks for a compelling environment at all scales**

AWRENCE BERKELEY NATIONAL LABORATORY

### **Summary**



- **We propose a new approach to scientific computing that enables transformational changes for science**
	- –**Choose the science target first** *(climate in this case)*
	- –**Design systems for applications** *(rather than the reverse)*
	- –**Design hardware, software, scientific algorithms together using hardware emulation and auto-tuning**
	- –**This is the right way to design efficient HPC systems!**

#### **Apply approach to broad range of Exascale-class scientific applications**

- **Identify target applications FIRST** –Demonstrate using Climate Application (**Green Flash**)
- **Tailor system to requirements of target scientific problem**
	- –Use design principles from embedded computing
- **Tightly couple hardware/software/science development** –Simulate hardware before you build it (RAMP) –Use applications as the test, not kernels (V&V) –Automate software tuning process (AutoTuning)

#### **Processor Power and Performance**

#### *Embedded Application-Specific Cores*



#### Courtesy of Chris Rowen, Tensilica Inc. 12 Application-Targeted Core10 <u> ට</u> 8 **50x performance/watt** 6 **Performance**  4  $Q$ ARM1136 @ 333MHz = 1.0) 2 Conventional Embedded Core 0 0 25 50 75 100 125 150 175 200 **Power**  (core mW)  $\text{Cone}$  benchmarks aggregate for Consumer,  $\text{Cone}$  in  $\text{Cone}$  in  $\text{Cone}$  in  $\text{Cone}$  in  $\text{Cone}$  i.mx31),  $\text{Cone}$

ARM1026EJ-S, Tensilica Diamond 570T, T1050 and T1030, MIPS 20K, NECVR5000). MIPS M4K, MIPS 4Ke, MIPS 4Ks, MIPS 24K, ARM 968E-S, ARM 966E-S, ARM926EJ-S, ARM7TDMI-S scaled by ratio of Dhrystone MIPS within architecture family. All power figures from vendor websites, 2/23/2006.

#### AWRENCE BERKELEY NATIONAL LABORATORY