

Green Flash: Application Driven System Design for Power Efficient HPC

John Shalf David Donofrio, Leonid Oliker, Michael Wehner

And many other CRD and NERSC staff

Salishan, April 2009

Summary




- We propose a new approach to scientific computing that enables transformational changes for science
 - -Choose the science target first (climate in this case)
 - -Design systems for applications (rather than the reverse)
 - -Design hardware, software, scientific algorithms together using hardware emulation (*RAMP*) and *auto-tuning*
 - -This is the right way to design efficient HPC systems!

Apply approach to broad range of Exascale-class scientific applications

Global Cloud System Resolving Models are a Transformational Change





1km Cloud system resolving models

25km
Upper limit of climate
models with cloud
parameterizations


200km Typical resolution of IPCC AR4 models

Requirements for 1km Climate Computer




Must maintain 1000x faster than real time for practical climate simulation

- ~2 million horizontal subdomains
- 100 Terabytes of Memory
 - -5MB memory per subdomain
- ~20 million total subdomains
 - -20 PF sustained (200PF peak)
 - -Nearest-neighbor communication
- New discretization for climate model
 - -CSU Icosahedral Code



Low-Power Design Principles





Cubic power improvement with lower clock rate due to V2F

 Slower clock rates enable use of simpler cores


 Simpler cores use less area (lower leakage) and reduce cost

 Tailor design to application to REDUCE WASTE

This is how iPhones and MP3 players are designed to maximize battery life and minimize cost

Low-Power Design Principles






- Power5 (server)
 - 120W@1900MHz
 - Baseline
- Intel Core2 sc (laptop) :
 - 15W@1000MHz
 - 4x more FLOPs/watt than baseline
- Intel Atom (handhelds)
 - 0.625W@800MHz
 - 80x more
- Tensilica XTensa (Moto Razor) :
 - 0.09W@600MHz
 - 400x more (80x-120x sustained)

Embedded Design Automation

(Example from Existing Tensilica Design Flow)








Processor configuration

- 1. Select from menu
- 2. Automatic instruction discovery (XPRES Compiler)
- 3. Explicit instruction description (TIE)


Processor Generator (Tensilica) Applicationoptimized processor implementation (RTL/Verilog)







Tailored SW Tools:
Compiler, debugger,
simulators, Linux,
other OS Ports
(Automatically
generated together
with the Core)



Build with any process in any fab


Advanced Hardware Simulation (RAMP)


Enabling Hardware/Software/Science Co-Design



 Research Accelerator for Multi-Processors (RAMP)

- Simulate hardware before it is built!
- Break slow feedback loop for system designs
- Enables tightly coupled hardware/software/science
 co-design (not possible using conventional approach)







Auto-tuning



- Problem: want to compare best potential performance of diverse architectures, avoiding
 - Non-portable code
 - Labor-intensive user optimizations for each specific architecture
- Our Solution: Auto-tuning
 - Automate search across a complex optimization space
 - Achieve performance far beyond current compilers
 - achieve performance portability for diverse architectures!






Traditional New Architecture Hardware/Software Design




How long does it take for a full scale application to influence architectures?

Design New System (2 year concept phase)

Tune Software (2 years)



Cycle Time 4-6+ years



Build Hardware (2 years)

Port Application


Proposed New Architecture Hardware/Software Co-Design




How long does it take for a full scale application to influence architectures?

Synthesize SoC (hours)





Cycle Time 1-2 days



Emulate Hardware (RAMP) (hours)

Build application

Climate System Design Concept

Strawman Design Study







VLIW CPU:

- 128b load-store + 2 DP MUL/ADD + integer op/ DMA per cycle:
- Synthesizable at 650MHz in commodity 65nm
- 1mm² core, 1.8-2.8mm² with inst cache, data cache data RAM, DMA interface, 0.25mW/MHz
- Double precision SIMD FP : 4 ops/cycle (2.7GFLOPs)
- Vectorizing compiler, cycle-accurate simulator, debugger GUI (Existing part of Tensilica Tool Set)
- 8 channel DMA for streaming from on/off chip DRAM
- Nearest neighbor 2D communications grid











32 chip + memory clusters per board (2.7 TFLOPS @ 700W



8 DRAM per processor chip: ~50 GB/s



Green Flash Strawman System Design In 2008




We examined three different approaches:


- AMD Opteron: Commodity approach, lower efficiency for scientific applications offset by cost efficiencies of mass market
- BlueGene: Generic embedded processor core and customize system-on-chip (SoC) services to improve power efficiency for scientific applications
- Tensilica XTensa: Customized embedded CPU w/SoC provides further power efficiency benefits but maintains programmability

_		_		_			
Processor	Clock	Peak/ Core (Gflops)	Cores/ Socket	Sockets	Cores	Power	Cost 2008
AMD Opteron	2.8GHz	5.6	2	890K	1.7M	179 MW	\$1B+
BM BG/P	850MHz	3.4	4	740K	3.0M	20 MW	\$1B+
Green Flash <i>l</i> Tensilica XTensa	650MHz	2.7	32	120K	4.0M	3 MW	\$75M

Green Flash Hardware Demo

- Demonstrated during SC '08
- Proof of concept
 - -CSU atmospheric model ported to Tensilica Architecture
 - -Single Tensilica processor running atmospheric model at 50MHz
- Emulation performance advantage
 - Processor running at 50MHzvs. Functional model at 100 kHz
 - -500x Speedup
- Actual code running not representative benchmark











What Have We Learned?

Peel Back the Historical Growth of Instruction Sets (accretion of cruft)







A Short List of x86 Opcodes that Science Applications Don't Need!



mnemonic	<u>op1</u>	<u>op2</u>	<u>op3</u>	ор4	iext	pf ()F po	50	proc	<u>st</u>	m <u>=1</u>	<u>x</u> te	ested f	modif f	<u>def f</u>	undef f	f values	description, notes
AAA		AN					37	-						osmapc	a.c	0sz.p.		ASCII Adjust After Addition
AAD	AL	AN					D.5	0A		\Box				oszapc	sz.p.	oa.c		ASCII Adjust AX Before Division
AAM	AL	AN					D4	0A						osmapc	sz.p.	oa.c		ASCII Adjust AX After Multiply
AAS	AL	AN					31			\Box				osmapc	a.c	05z.p.		ASCII Adjust AL After Subtraction
ADC	r/m8	r8					10					L		osmapc	osmapc			Add with Carry
ADC	r/m16/32/64	r15/32/54					11	. :				L		osmapc	osmapc			Add with Carry
ADC	r8	r/m8					12	H					с	osmapc	ossapc			Add with Carry
ADC	r16/32/64	r/m15/32/54					13	Π:		П		- ·		osmapc	osmapc			Add with Carry
ADC	AL	imm8					14	П				- ·		osmapc	osmapc			Add with Carry
ADC	zAX	imm16/32					1.5	П						osmapc	osmapc			Add with Carry
ADC	r/m8	imm8					80		2			L	с	osmapc	osmapc			Add with Carry
ADC	r/m16/32/64	imm16/32					81		2	П		L		osmapc	osmapc			Add with Carry
ADC	r/m8	imm8					82		2			L	с	osmapc	osmapc			Add with Carry
ADC	r/m16/32/64	imm8					83	H	2			L	с	osmapc	osmapc			Add with Carry
ADD	r/m8	r8					00	Π:				L		osmapc	osmapc			Add
ADD	r/m16/32/64	r16/32/64					01					L		osmapc	osmapc			Add
ADD	r8	r/m8					02	Π:		П		П		osmapc	osmapc			Add
ADD	r16/32/64	r/m16/32/64					03					П		osmapc	osmapc			Add
ADD	AL	imm8					04	П						osmapc	osmapc			Add
ADD	rAX	imm15/32					0.5	П				П		osmapc	osmapc			Add
ADD	r/m8	imm8					80	П	0			L		osmapc	osmapc			Add
ADD	r/m16/32/64	imm15/32					81	H	0			L		osmapc	osmapc			Add
ADD	r/m8	imm8					82	П	0			L		osmapc	osmapc			Add
ADD	r/m16/32/64	imm8					83		0			L		osmapc	osmapc			Add
ADDPD	xmm.	xmm/m128		5	sse2	55 (F 58		p4+									Add Packed Double-FP Values
ADDPS	xmm.	xmm/m128		5	ssel)F 58	:	p3+									Add Packed Single-FP Values
ADDSD	xmm.	xmm/m54		5	sse2	F2 (F 58		p4+									Add Scalar Double-FP Values
ADDSS	xmm.	жим/ m32		5	ssel	F3 (F 58		p3+									Add Scalar Single-FP Values
ADDSUBPD	xmm.	xmm/m128		5	sse3	66 (F DO	:	p4++									Packed Double-FP Add/Subtract
ADDSUBPS	xmm.	xmm√m128		5	sse3	F2 (F DO	:	p4++									Packed Single-FP Add/Subtract
ADX	AL	AH	imm8				D5							osmapc	52.p.	0 a .c		Adjust AX Before Division
ALTER						54		П	P 4+	v <u>l</u>								Alternating branch prefix (used only with Jcc instructions)
ATX	AL	AN	imm8				D4							osmapc	sz.p.	0 a .c		ådjust AX åfter Multiply
AND	r/m8	r8					20	H				L		osmapc	0sm.pc		oc	Logical AND
AND	r/m16/32/64	r15/32/54					21			\Box		L		osmapc	0sm.pc		ос	Logical AND
AND	r8	r/m8					22	H						osmapc	0sm.pc		ос	Logical AND
AND	r16/32/64	r/m15/32/54					23	T						osmapc	osz.pc		ос	Logical AMD
AND	AL	imm8					24							osmapc	0sm.pc		ос	Logical AND
AND	zAX	imm16/32					2.5							osmapc	osz.pc		ос	Logical AMD
AND	r/m8	imm8					80	l	4			L		osmapc	05m.pc		ос	Logical AND
AND	r/m16/32/64	imm15/32					81	Ħ	4			L		osmapc	0sm.pc		oc	Logical AND
AND	r/m8	imm8					82	Η.	4			L		osmapc	0sm.pc		oc	Logical AND
AMD	r/m16/32/64	imm8					83	Π.	4 03+			L		osmapc	0sm.pc		ос	Logical AND
ANDNPD	жити	xmm/m128		5	sse2	66 (F 55		p 4+									Bitwise Logical AMD NOT of Packed Double-FP Values
ANDNPS	xmm.	xmm√m128		5	ssel		F 55		P3+									Bitwise Logical AMD NOT of Packed Single-FP Values
AMDPD	жити	xmm√m128		5	sse2	66 (F 54		p4+									Bitwise Logical AMD of Packed Double-FP Values
AMDPS	xmm.	xmm√m128			ssel		F 54	:	P3+									Bitwise Logical AMD of Packed Single-FP Values
			LAW	RE	EN	1 C	E		B E	R	K	ΕI	LE	Y NA	TIONA	AL I	LAB	ORATORY

More Wasted Opcodes

	Λ
וווווו	[111]
	Ш
BERKELEY LAB	V

ARPL	r/m16	r16	
BOUND	r16/32	m16/32516/32	eFlags
BSF	r16/32/64	r/m16/32/64	
BSR	r16/32/64	r/m16/32/64	
BSWAP	r16/32/64		
ВТ	r/m15/32/54	r16/32/64	
вт	r/m16/32/64	imm8	
втс	r/m16/32/64	imm8	
втс	r/m16/32/64	r16/32/64	
BTR	r/m16/32/64	r16/32/64	
BTR	r/m16/32/64	imm8	
BTS	r/m16/32/64	r16/32/64	
BTS	r/m16/32/64	imm8	
CALL	rel16/32		
CALL	re132		
CALL	r/m16/32		
CALL	r/m54		
CALLE	ptr16:16/32		

an an ean

£16/32

£16/32

r16/32, r16/32,

£16/32

r16/32.

£16/32

r16/32

r16/32

r16/32

r16/32

r16/32

r16/32

r16/32 r16/32

CLFLUSH

CMOVB

CMOUNAE

CMOVNA

CMOST.

CMOSTNICE

CMOSTNIG

CMOS 700B

CMOVAE

CMOUNBE

смотип.

CMOUNLE

	COIPSZPD	xmm	XMMV MTCO							
	CVTP32PI	man.	xmm/m54							
	CVTSD2SI	r32/64	xmm/m54						BERKELE	Y LAB
	CVTSD2SS	жтт	xmm√m54					FXCH4	st	STi
		жтт	r/m32/64		r16/32/64	r/m15/32/54				
CM01	CVTSIZSS	xmm.	r/m32/64		r16/32/64	r/m16/32/64		FXCH4	ST	STi
CMO1	C1778828D	жтт	xmm/m32		r16/32/64	r/m15/32/54		FXCH7	SI	STi
CMP	CVTSS2SI	r32/64	xmm/m32		r/m8	r8		FXCH7	ST	STi
CMTP	CVTTPD2DQ	жтт	xmm/m128		r/m16/32/64	r16/32/64		FXRSTOR	ST	ST1
CMP	CVTTPD2PI	man.	xmm/m128		1 8	r/m8		FXRSTOR	st	ST1
CMIP	CVTTP32DQ	xmm.	xmm/m128		±15/32/64	r/m15/32/54		FXSAVE	m512	ST
CMTP	CVTTP32PI	mm.	xmm/m54		AL	imm8				
CMTP	CVTTSD2SI	r32/64	2000/m54		rAX	imm15/32		FXSAVE	m512	ST
CMTP	CUTT33231	r32/64	2000 m32		r/m8	imm8		FXTRACT	ST	
CMP	CMD	DX	-		r/m16/32/64	imm15/32		FYL2X	ST1	ST
CMP			AX		r/m8	imm8		FYL2XP1	ST1	ST
LCMP	стир	DX	AX		r/m16/32/64	imm8		LAFSYAL	STI	51
CMP1	CDQ	EDX	EAX		житить	xmm/m128	imm8	G3	GS	
CMPI	cqo	RDX	RAX		жтт	zmm/m128	imm8	HADDPD	эспол.	xmm/m128
	CWDE	EAX	AX		m8	m8		HADDPS	жттать	xmm/m128
CMP	DAA	AL			m8	m 8		HLT		
CMP	DAS	AL			m15	m16		нзиврр	xmm.	zmm/m128


•We only need 80 out of the nearly 300 ASM instructions in the x86 instruction set!

- •Still have all of the 8087 and 8088 instructions!
- Wide SIMD Doesn't Make Sense with Small Cores
- Neither does Cache Coherence
- Neither does HW Divide or Sqrt for loops
 - Creates pipeline bubbles
 - Better to unroll it across the loops (like IBM MASS libraries)
- •Move TLB to memory interface because its still too huge (but still get precise exceptions from segmented protection on each core)

INTO eFlags
INVD
INVLPG m

Architectural Support for Pmodels *Make hardware easier to program!*






Global address space

- Logical topology is a full crossbar
- Each local store mapped to global address space
- To initiate a DMA transfer between processors:
 - Processors exchange starting addresses through TIE Queue interface
 - Optimized for small transfers
 - When ready, copy done directly from LS to LS
 - Copy will bypass cache hierarchy

CMP Architecture - Physical View






- Concentrated torus
 - Direct connectbetween 4processors on a tile
 - -Packet switched network connecting tiles
- Between 64 and 128 processors per die

Memory: Perhaps we don't need 1 Byte/FLOP (Scripted Memory Movement)





- Trace analysis key to memory requirements
 - Actually running the code gives realistic values for memory footprint, temporal reuse, DRAM bandwidth requirements
- Memory footprint: unique addresses accessed → size of local store needed
- Temporal reuse: maximum number of addresses which will be reused at any time → size of cache needed
- DRAM bandwidth
 - (instruction throughput) X(memory footprint)/(instruction count)





Bandwidth Requirements (MB/s) (Instructions/Cycle=1, 500 MHz)





Discretization

128 vertical levels 20M horizontal

Design Trade-offs

- 42 44 130 133 13)
 pack fewer cores in


 39 41 127 129 136


 39 41 127 126 149

 5 ocket to minimize memory

 10 40 118 123 149


 5 bandwidth
 - maximize cores in socket to minimize surface-tovolume ratio







Silicon Photonics for Energy-**Efficient Communication**






Silicon Photonic Ring Resonator






- Silicon photonics enables optics to be integrated with conventional CMOS
- Enables up to 27x improvement in communication energy efficiency!



Technology Continuity for A Sustainable Hardware Ecosystem





Need building blocks for a compelling environment at all scales

Summary



- We propose a new approach to scientific computing that enables transformational changes for science
 - -Choose the science target first (climate in this case)
 - -Design systems for applications (rather than the reverse)
 - Design hardware, software, scientific algorithms together using hardware emulation and auto-tuning
 - -This is the right way to design efficient HPC systems!

Apply approach to broad range of Exascale-class scientific applications

Our Approach




- Identify target applications FIRST
 - -Demonstrate using Climate Application (Green Flash)
- Tailor system to requirements of target scientific problem
 - Use design principles from embedded computing
- Tightly couple hardware/software/science development
 - -Simulate hardware before you build it (RAMP)
 - -Use applications as the test, not kernels (V&V)
 - –Automate software tuning process (AutoTuning)

Processor Power and Performance

Embedded Application-Specific Cores



Courtesy of Chris Rowen, Tensilica Inc.



ARM1026EJ-S, Tensilica Diamond 570T, T1050 and T1030, MIPS 20K, NECVR5000). MIPS M4K, MIPS 4Ke, MIPS 4Ks, MIPS 24K, ARM 968E-S, ARM 966E-S, ARM926EJ-S, ARM7TDMI-S scaled by ratio of Dhrystone MIPS within architecture family. All power figures from vendor websites, 2/23/2006.